, 1991.jpg)
A sampling event controls when a sample is taken. The mailbox is modeled as a FIFO message queue. The sampling event can be a Verilog event, the entry or exit of a block of code, or a call to the sample method of the coverage group. Constraints may be arbitrarily complex, involving interrelationships among variables, implications, and iteration.